In this paper a fully reused VLSI architecture of FM0/Manchester encoding technique for memory application has been proposed. In this paper we are encoding the 1 bit data into 16 bit data and storing it into a memory of certain address location given by the linear feedback shift register (LFSR),whose input is taken from the pseudo random sequence generator (PRSG). The encoded 16 bit data is stored into memory controller; the encoded data is decoded back into 1 bit data under the condition: when MSB bit is at logic state 1. By using FM0/Manchester encoding and decoding technique, the data will be secure , this process is easy and faster to carry out. This paper develops a fully reused VLSI architecture, and also exhibits an efficient performance.
Introduction
The FM0/Manchester encoding has many applications , such as Dedicated short Range communication , Digital signal processing, Memory applications etc. Firstly in DSRC application, the FM0/Manchester encoding using similarity oriented logic simplification (SOLS) technique was used. DSRC is a protocol for one or two way medium range communication. DSRC is categorized into two types 1. Automobile to Automobile. 2. Automobile to Roadside.
 In automobile to automobile, DSRC provides the means of sending the message and transmitting among the automobiles for safety issues public information announcement.  In automobile to roadside, DSRC emphasises on the intelligent transportation service, such as electronic toll collection.
Here, in this paper we are using FM0/Manchester encoding technique for memory applications. Here the FM0 encoder , encodes the 1 bit data into 16 bit and stores in certain memory location allocated by LFSR. The encoded data is again decoded back into 1bit, by performing XOR operation of LFSR address bits and memory controller input bits. When we get the MSB bit as logic state 1, then the encoded data of 16 bit is decoded back into 1 bit. 
Literature Survey

Coding Criteria of FM0 and Manchester Code
In the following analysis, the clock signal and the input data are termed as CLK, and X, respectively. With the above variables, the coding principles of FM0 and Manchester codes are discussed as follows. An example of FM0 coding is illustrated in Fig. 2 . At cycle 1, the X is logic-0; hence, a transition occurs on its FM0 code, as per the rule 1.At the beginning for ease, the transition is set from logic-0 to -1. As per rule 3, a transition is performed with in each FM0 code, so that the logic-1 is switched to logic-0 in the beginning of cycle 2. Then, as per the rule 2, this logic-level is held without any transition in complete cycle 2 for the X of logic-1. Thus, the FM0 code of each cycle can be deduced with these three rules specified earlier.
Manchester Encoding
The example of a Manchester coding is illustrated in Fig. 3 .
The Manchester code is deduced from
The Manchester encoding is accomplished by performing a XOR operation of CLK and X. The clock always possesses a transition within one cycle, and so does the Manchester code irrespective to what the X is. 
Proposed Design
These articles are implemented using HDL designer for synthesis and Model Sim for simulation. To give an intent analysis, the proposed VLSI architecture is realized with HDL design-flows. Here the 1 bit input data is encoded into the 16 bit data and sent to the memory controller block . 2. Pseudo Random Sequence Generator: It is an algorithm for generating a sequence of numbers whose properties approximate the properties of sequences of random number. Here it generates sum random 4 bit numbers and sends it to linear feedback shift register (LFSR). 5. Decoding block: Now the 16 bit encoded data stored in memory is XOR with the address location of LFSR. If the MSB bit of the XOR output is at logic 1 , then in only that condition the data will be decoded back into 1 bit, Because that is the condition we have designed for.
Experimental Results
Here Here from the above figure 7, by analysing the data LFSR out = 0011010111011010 and Memory input= 0001010010010100. Now by performing the XOR operation we get the output of Memory controller = 0010000101001110.As the MSB bit of this 16 bit data is 0, the encoded data is not decoded. Here from the above fig 8, by analysing the data LFSR out=1011110111011110 and Memory input= 0000000000000000. Now by performing the XOR operation we get the output of memory controller= 1011110111011110. As here the MSB bit of this 16 bit encoded data is "1" the encoded data is decoded back into 1 bit.
Conclusion
The fully reused VLSI Architecture of FM0/Manchester encoder for memory applications is effective and powerful in securing the data, as compared to the other encoding techniques.FM0/Manchester encoder are easy to perform operations and faster. Hence these encoding techniques are efficient.
